View FL6300A_4779418.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

november 2010 ? 2010 fairchild semiconductor corporation www.fairchildsemi.com FL6300A ? rev. 1.0.1 FL6300A ? quasi-resonant current mode pwm controller for lighting FL6300A quasi-resonant current mode pwm controller for lighting features ? high-voltage startup ? quasi-resonant operation ? cycle-by-cycle current limiting ? peak-current-mode control ? leading-edge blanking (leb) ? internal minimum t off ? internal 5ms soft-start ? over-power compensation ? gate output maximum voltage ? auto-recovery over-current protection (fb pin) ? auto-recovery open-loop protection (fb pin) ? v dd pin and output voltage (det pin) ovp latched ? frequency operation below 100khz applications ? general led lighting ? industrial, commercial, and residential fixtures ? outdoor lighting: street, roadway, parking, construction, and ornamental led lighting fixtures description the FL6300A general lighting power controller includes a highly integrated pwm controller and provides several features to enhance the performance of flyback converters in medium- to hi gh-power lumens applications. the FL6300A is applied on quasi-resonant flyback converters where maximum operating frequency is below 100khz. a built-in hv startup circuit can provide more startup current to reduce the startup time of the controller. once the v dd voltage exceeds the turn-on threshold voltage, the hv startup function is disabled to reduce power consumption. an internal valley voltage detector ensures that the power system operates at quasi-resonant operation over a wide-range of line voltage and load conditions, as well as reducing switching loss to minimize switching voltage on the drain of the power mosfet. to minimize standby power consumption and improve light-load efficiency, a proprietary green-mode function provides off-time modulation to decrease switching frequency and perform extended valley voltage switching to keep to a minimum switching voltage. the operating frequency is limited by minimum t off time, which is 38s to 8s. FL6300A also provides many protection functions. pulse-by-pulse current limiting ensures the fixed-peak current limit level, even when a short circuit occurs. once an open-circuit failure occurs in the feedback loop, the internal protection circuit disables pwm output immediately. as long as v dd drops below the turn-off threshold voltage, the controller also disables pwm output. the gate output is clamped at 18v to protect the power mos from high gate-source voltage conditions. the minimum t off time limit prevents the system frequency from being too high. if the det pin triggers over-voltage protection (ovp), internal over- temperature protection (otp) is triggered and the power system enters latch-mode until ac power is removed. ordering information part number operating temperature range package packing method FL6300Amy -40c to +125c 8-lead, small outline package (sop) tape & reel
? 2010 fairchild semiconductor corporation www.fairchildsemi.com FL6300A ? rev. 1.0.1 2 FL6300A ? quasi-resonant current mode pwm controller for lighting application diagram figure 1. typical application circuit for flyback converter internal block diagram driver figure 2. functional block diagram marking information figure 3. marking diagram : fairchild logo z: plant code x: year code y: week code tt: die run code t : package type (m = sop) p: y = green package m : manufacture flow code
? 2010 fairchild semiconductor corporation www.fairchildsemi.com FL6300A ? rev. 1.0.1 3 FL6300A ? quasi-resonant current mode pwm controller for lighting pin configuration gnd det nc cs v dd 1 2 3 4 8 7 6 5 fb gate hv figure 4. pin assignments pin definitions pin # name description 1 det this pin is connected to an auxiliary winding of the transformer via resistors of the divider for the following purposes: - generates a zero-current detection (zcd) signal once the secondary-side switching current falls to zero. - produces an offset voltage to compensate the threshold voltage of the peak current limit to provide a constant power limit. the offset is generated in accordance with the input voltage when pwm signal is enabled. - detects the valley voltage of the switching waveform to achieve the valley voltage switching and minimize the switching losses. a voltage comparator and a 2.5v reference voltage develop an output ovp protection. the ratio of the divider determines what output voltage to stop gate, as an optical coupler and secondary shunt regulator are used. 2 fb the feedback pin should to be connected to the output of the error amplifier for achieving the voltage control loop. the fb pin should be connected to the output of the optical coupler if the error amplifier is equipped at the secondary-side of the power converter. for primary-side control applications, fb is applied to connect a rc network to the ground for feedback-loop compensation. the input impedance of this pin is a 5k equivalent resistance. a one-third (1/3) attenuator connected between the fb and the pwm circuit is used for the loop-gain attenuation. FL6300A performs an open-loop protection (olp) once the fb voltage is higher than a threshold voltage (around 4.2v) for more than 55ms. 3 cs input to the comparator of the over-current protection. a resistor senses the switching current and the resulting voltage is applied to this pin for the cycle-by-cycle current limit. 4 gnd the power ground and signal ground. a 0.1f decoupling capacitor placed between v dd and gnd is recommended. 5 gate totem-pole output generates the pwm signal to drive the external power mosfet. the clamped gate output voltage is 18v. 6 v dd power supply. the threshold voltages for startup and turn-off are 16v and 10v, respectively. the startup current is less than 20a and the operating current is lower than 4.5ma. 7 nc no connect 8 hv high-voltage startup
? 2010 fairchild semiconductor corporation www.fairchildsemi.com FL6300A ? rev. 1.0.1 4 FL6300A ? quasi-resonant current mode pwm controller for lighting absolute maximum ratings stresses exceeding the absolute maximum ratings may damage the device. the device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. in addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. the absolute maximum ratings are stress ratings only. symbol parameter min. max. unit v dd dc supply voltage 30 v v hv hv 500 v v h gate -0.3 25.0 v v l v fb , v cs , v det -0.3 7.0 v p d power dissipation 400 mw t j operating junction temperature +150 c t stg storage temperature range -55 +150 c t l lead temperature (soldering 10 seconds) +270 c esd human body model, jedec:jesd22-a114 3.0 kv charged device model, jedec:jesd22-c101 1.5 notes: 1. stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. 2. all voltage values, except differential voltages, are given with respect to gnd pin. recommended operating conditions the recommended operating conditions table defines the conditions for actual device operation. recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. fairchild does not recommend exceeding them or designing to absolute maximum ratings. symbol parameter min. max. unit t a operating ambient temperature -40 +125 c
? 2010 fairchild semiconductor corporation www.fairchildsemi.com FL6300A ? rev. 1.0.1 5 FL6300A ? quasi-resonant current mode pwm controller for lighting electrical characteristics unless otherwise specified, v dd =10~25v, t a =-40c~125c (t a =t j ). symbol parameter conditions min. typ. max. unit v dd section v op continuously operating voltage 25 v v dd-on turn-on threshold voltage 15 16 17 v v dd-pwm-off pwm off threshold voltage 9 10 11 v v dd-off turn-off threshold voltage 7 8 9 v i dd-st startup current v dd =v dd-on -0.16v gate open 10 20 a i dd-op operating current v dd =15v, f s =60khz, c l =2nf 4.5 5.5 ma i dd-green green-mode operating supply current (average) v dd =15v, f s =2khz, c l =2nf 3.5 ma i dd-pwm-off operating current at pwm-off phase v dd =v dd-pwm-off - 0.5v 70 80 90 a v dd-ovp v dd over-voltage protection (latch-off) 26 27 28 v t vdd-ovp v dd ovp debounce time 100 150 200 s i dd-latch v dd ovp latch-up holding current v dd =5v 42 a hv startup current source section v hv-min minimum startup voltage on pin hv 50 v i hv supply current drawn from pin hv v ac =90v(v dc =120v) v dd =0v 1.5 4.0 ma i hv-lc leakage current after startup hv=500v, v dd =v dd-off +1v 1 20 a feedback input section a v input-voltage to current sense attenuation a v = v cs / v fb , 0 ? 2010 fairchild semiconductor corporation www.fairchildsemi.com FL6300A ? rev. 1.0.1 6 FL6300A ? quasi-resonant current mode pwm controller for lighting electrical characteristics (continued) unless otherwise specified, v dd =10~25v, t a =-40c ~125c (t a =t j ). symbol parameter conditions min. typ. max. unit det pin ovp and valley detection section v det-ovp comparator reference voltage 2.45 2.50 2.55 v av open-loop gain (3) 60 db bw gain bandwidth (3) 1 mhz v v-high output high voltage 4.5 v v v-low output low voltage 0.5 v t det-ovp output ovp (latched) debounce time 100 150 200 s i det-source maximum source current v det =0v 1 ma v det-high upper clamp voltage i det =-1ma 5 v v det-low lower clamp voltage i det =1ma 0.1 0.3 v t valley-delay delay time from valley signal detected to output turn-on (3) 200 ns t off-bnk leading-edge-blanking time for det when pwm mos turns off (3) 4 s t time-out time-out after t off-min 9 s oscillator section t on-max maximum on-time 38 45 54 s t off-min minimum off-time v fb R v n, 8 s v fb =v g 38 v n beginning of green-on mode at fb voltage level 1.95 2.10 2.25 v v g beginning of green-off mode at fb voltage level 1.0 1.2 1.4 v v fbg green-off mode v fb hysteresis voltage 0.05 0.10 0.20 v t starter start timer (time-out timer) v fb v fb-olp 25 30 45 s output section v ol output voltage low v dd =15v, i o =150ma 1.5 v v oh output voltage high v dd =12v, i o =150ma 7.5 v t r rising time 145 200 ns t f falling time 55 120 ns v clamp gate output clamping voltage 16.7 18.0 19.3 v continued on the following page?
? 2010 fairchild semiconductor corporation www.fairchildsemi.com FL6300A ? rev. 1.0.1 7 FL6300A ? quasi-resonant current mode pwm controller for lighting electrical characteristics (continued) unless otherwise specified, v dd =10~25v, t a =-40c ~125c (t a =t j ). symbol parameter conditions min. typ. max. unit current sense section t pd delay to output 20 150 200 ns v limit limit voltage on cs pin for over-power compensation i det < 74.41a 0.82 0.85 0.88 v i det =550a 0.380 0.415 0.450 v slope slope compensation (3) t on =45s 0.3 v t on =0s 0.1 t bnk leading-edge-blanking time (mos turns on) 525 625 725 ns v cs-h v cs clamped high voltage once cs pin floating cs pin floating 4.5 5.0 v t cs-h delay time once cs pin floating cs pin floating 150 s internal over-temperature protection section t otp internal threshold temperature for otp (3) +140 c t otp-hyst hysteresis temperature for internal otp (3) +15 c note: 3. this parameter, although guaranteed by design, is not tested in production.
? 2010 fairchild semiconductor corporation www.fairchildsemi.com FL6300A ? rev. 1.0.1 8 FL6300A ? quasi-resonant current mode pwm controller for lighting typical performance characteristics graphs are normalized at t a =25c. figure 5. turn-on threshold voltage f igure 6. pwm-off threshold voltage figure 7. turn-off threshold volt age figure 8. startup current figure 9. operating current figure 10 . supply current drawn from hv pin figure 11. leakage current a fter startup figure 12. lower clamp v oltage 15.0 15.5 16.0 16.5 17.0 -40 -25 -10 5 20 35 50 65 80 95 110 125 temperature( o c) v dd-on (v ) 9.00 9.20 9.40 9.60 9.80 10.00 -40 -25 -10 5 20 35 50 65 80 95 110 125 temperature(c) v dd-pwm-off (v) 7.5 7.6 7.7 7.8 7.9 8.0 8.1 -40 -25 -10 5 20 35 50 65 80 95 110 125 temperature( o c) v dd-off (v) 6 8 10 12 14 16 18 -40 -25 -10 5 20 35 50 65 80 95 110 125 temperature(c) i dd-st (a) 3.00 3.30 3.60 3.90 4.20 4.50 -40 -25 -10 5 20 35 50 65 80 95 110 125 temperature(c) i dd-op (m a) 1.0 1.5 2.0 2.5 3.0 3.5 4.0 -40 -25 -10 5 20 35 50 65 80 95 110 125 temperature(c) i hv (ma) 0.25 0.26 0.27 0.28 0.29 0.30 0.31 0.32 -40 -25 -10 5 20 35 50 65 80 95 110 125 temperature(c) i hv-lc (a) 0.10 0.15 0.20 0.25 0.30 0.35 0.40 -40 -25 -10 5 20 35 50 65 80 95 110 125 temperature( o c) v det-low (v)
? 2010 fairchild semiconductor corporation www.fairchildsemi.com FL6300A ? rev. 1.0.1 9 FL6300A ? quasi-resonant current mode pwm controller for lighting typical performance characteristics (continued) these characteristic graphs are normalized at t a = 25c. figure 13. comparator referenc e voltage figure 14. minimum of f time (v fb >v n ) figure 15. minimum of f time (v fb =v g ) figure 16. start timer (v fb ? 2010 fairchild semiconductor corporation www.fairchildsemi.com FL6300A ? rev. 1.0.1 10 FL6300A ? quasi-resonant current mode pwm controller for lighting operation description the FL6300A pwm controller integrates features to enhance the performance of flyback converters. an internal valley voltage detector ensures quasi-resonant (qr) operation across a wide range of line voltage. startup current for startup, the hv pin is connected to the line input or bulk capacitor through an external diode and resistor, r hv , which are recommended as 1n4007 and 100k . typical startup current drawn from the hv pin is 1.2ma and it charges the hold-up capacitor through the diode and resistor. when the v dd voltage level reaches v dd-on , the startup current switches off. at this point, the v dd capacitor only supplies the FL6300A to maintain v dd until the auxiliary winding of the main transformer provides the operating current. valley detection the det pin is connected to an auxiliary winding of the transformer via resistors of the divider to generate a valley signal once the secondary-side switching current discharges to zero. it detects the valley voltage of the switching waveform to achieve the valley voltage switching. this ensures qr operation, minimizes switching losses, and reduces emi. figure 17 shows divider resistors r det and r a . r det is recommended as 150k to 220k to achieve valley voltage switching. when v aux (in figure 17) is negative, the det pin voltage is clamped to 0.3v. figure 17. valley detect section the internal timer (minimum t off ) prevents gate retriggering within 8s after the gate signal going-low transition. the minimum t off limit prevents system frequency being too high. figure 18 shows a typical drain voltage waveform with first valley switching. figure 18. first valley switching green-mode operation the proprietary green mode provides off-time modulation to linearly decrease the switching frequency under light- load conditions. v fb , which is derived from the voltage feedback loop, is taken as the reference. in figure 19, once v fb is lower than v n , t off-min increases linearly with lower v fb . the valley voltage detection signal does not start until t off-min finishes. therefore, the valley-detect circuit is active until t off-min finishes, which decreases the switching frequency and provides extended valley voltage switching. however, in very light-load condition, it might fail to detect the valley voltage after the t off-min expires. under this condition, an internal t time-out signal initiates a new cycle after a 9 s delay. figure 20 and figure 21 show the two conditions. figure 19. v fb vs. t off-min curve figure 20. qr operation in extended valley voltage detection mode figure 21. internal t time-out initiates new cycle after failure to detect valley voltage t off-min v fb 1.2v 2.1v 2.1ms 38/13 s 8/3 s
? 2009 fairchild semiconductor corporation www.fairchildsemi.com fan6300a / fan6300h ? rev. 1.0.1 11 fan6300a/h ? highly integrated quasi-r esonant current m ode pwm controller current sensing and pwm current limiting peak-current-mode control is utilized to regulate output voltage and provide pulse-by-pulse current limiting. the switch current is detected by a sense resistor into the cs pin. the pwm duty cycle is determined by this current- sense signal and v fb . when the voltage on cs reaches around v limit =(v fb -1.2)/3, the switch cycle is terminated immediately. v limit is internally clamped to a variable voltage around 0.85v for output power limit. leading-edge blanking (leb) each time the power moffet switches on, a turn-on spike occurs on the sense resistor. to avoid premature termination of the switching pulse, lead-edge blanking time is built in. during the blanking period, the current limit comparator is disabled; it ca nnot switch off the gate driver. under-voltage lockout (uvlo) the turn-on, pwm-off, and turn-off thresholds are fixed internally at 16/10/8v, respectively. during startup, the startup capacitor must be charged to 16v through the startup resistor to enable the ic. the hold-up capacitor continues to supply v dd until energy can be delivered from the auxiliary winding of the main transformer. v dd must not drop below 10v during this startup process. this uvlo hysteresis window ensures that hold-up capacitor is adequate to supply v dd during startup. gate output the bicmos output stage is a fast totem-pole gate driver. cross conduction has been avoided to minimize heat dissipation, increase efficiency, and enhance reliability. the output driver is clamped by an internal 18v zener diode to protect power mosfet transistors against undesired over-voltage gate signals. over-power compensation to compensate for the variation of a wide ac input range, the det pin produces an offset voltage to compensate the threshold voltage of the peak current limit for a constant-power limit. the offset is generated in accordance with the input voltage when pwm signal is enabled. this results in a lower current limit at high-line inputs than low-line inputs. at fixed-load condition, the cs limit is higher when the value of r det is higher. r det also affects the h/l line constant power limit. 6 vdd r det v aux r a v in det 1 5 gate 3 cs 4 gnd r s on figure 22. h/l line constant power limit compensated by det pin v dd over-voltage protection v dd over-voltage protection prevents damage due to abnormal conditions. once the v dd voltage is over the v dd over-voltage protection voltage (v dd-ovp ) and lasts for t vddovp , the pwm pulse is disabled until the v dd voltage drops below the uvlo, then starts again. output over-voltage protection the output over-voltage protection works by the sampling voltage, as shown in figure 23, after switch-off sequence. a 4 s blanking time ignores the leakage inductance ringing. a voltage comparator and a 2.5v reference voltage develop an output ovp protection. the ratio of the divider determines the sampling voltage of the stop gate, as an optical coupler and secondary shunt regulator are used. if the det pin ovp is triggered, the power system enters latch-mode until ac power is removed. figure 23. voltage sampled after 4 s blanking time after switch-off sequence short-circuit and open-loop protection the fb voltage increases every time the output of the power supply is shorted or overloaded. if the fb voltage remains higher than a built-in threshold for longer than t d- olp , pwm output is turned off. as pwm output is turned- off, the supply voltage v dd begins decreasing. when v dd goes below the pwm-off threshold of 10v, v dd decreases to 8v, then the controller is totally shut down. v dd is charged up to the turn-on threshold voltage of 16v through the startup resistor until pwm output is restarted. this protection feature continues as long as the overloading condition persists. this prevents the power supply from overheating due to overloading.
? 2010 fairchild semiconductor corporation www.fairchildsemi.com FL6300A ? rev. 1.0.0 FL6300A ? quasi-resonant current mode pwm controller for lighting physical dimensions figure 24. 8-pin small outline package (sop) package drawings are provided as a service to customers considering fairchild components. drawings may change in any manner without notice. please note the revision and/or date on the drawing and contact a fairchild semiconductor representative to ver ify or obtain the most recent revision. package specifications do not expand the terms of fairchild?s worldwide terms and conditions, specifically the warranty therein, which covers fairchild products. always visit fairchild semiconductor?s online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/ . 8 0 see detail a notes: unless otherwise specified a) this package conforms to jedec ms-012, variation aa, issue c, b) all dimensions are in millimeters. c) dimensions do not include mold flash or burrs. d) landpattern standard: soic127p600x175-8m. e) drawing filename: m08arev13 land pattern recommendation seating plane 0.10 c c gage plane x 45 detail a scale: 2:1 pin one indicator 4 8 1 c m ba 0.25 b 5 a 5.60 0.65 1.75 1.27 6.20 5.80 3.81 4.00 3.80 5.00 4.80 (0.33) 1.27 0.51 0.33 0.25 0.10 1.75 max 0.25 0.19 0.36 0.50 0.25 r0.10 r0.10 0.90 0.406 (1.04) option a - bevel edge option b - no bevel edge
? 2010 fairchild semiconductor corporation www.fairchildsemi.com FL6300A ? rev. 1.0.1 13 FL6300A ? quasi-resonant current mode pwm controller for lighting

▲Up To Search▲

Price & Availability of FL6300A

	To Download FL6300A Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .